



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 10/713,380      | 11/14/2003  | Xin M. Wu            | ITL.1049US (P17703) | 1611             |

21906 7590 05/01/2007  
TROP PRUNER & HU, PC  
1616 S. VOSS ROAD, SUITE 750  
HOUSTON, TX 77057-2631

|          |
|----------|
| EXAMINER |
|----------|

VAN ROY, TOD THOMAS

|          |              |
|----------|--------------|
| ART UNIT | PAPER NUMBER |
|----------|--------------|

2828

|           |               |
|-----------|---------------|
| MAIL DATE | DELIVERY MODE |
|-----------|---------------|

05/01/2007

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

# Office Action Summary

Application No.

10/713,380

Applicant(s)

WU ET AL.

Examiner

Tod T. Van Roy

Art Unit

2828

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 16 January 2007.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-23 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-23 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## **DETAILED ACTION**

### ***Response to Amendment***

The examiner acknowledges the amending of claims 1, 7, 12, and 17.

### ***Response to Arguments***

Applicant's arguments with respect to claims 22, 23, 12, and 17 have been considered but are moot in view of the new ground(s) of rejection.

### ***Claim Rejections - 35 USC § 112***

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 12, 17, and 22-23 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 12, 17, and 22-23 include the limitation referring to "said resistances". This is unclear. The applicant has claimed three resistance values, a first, a second, and a matching. It is not clear whether "said resistances" is referring to the first and second resistances, or is also to somehow include the value of the matching resistance.

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

Art Unit: 2828

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-2, 4, 7, and 9 are rejected under 35 U.S.C. 102(b) as being anticipated by Taguchi (US 6320890).

With respect to claim 1, Taguchi discloses a method comprising: providing current to a laser diode of an optical communication system (transmitter-diode, receiver-storage media) using a transistor (fig.10 #74) coupled in series with said laser diode (fig.10 LD) between a power supply voltage (fig.10 Vcc) and ground, and providing a first and a second resistance (fig.10 #R5/R6), the ratio of the first to the second resistance being a matching resistance (can be any value) and the first and the second resistances are both greater than said matching resistance (*Taguchi does not disclose resistance values for R5 or R6 (R4 taught to be at least 100 ohms, col.10 lines 42-45) however, it is inherent that the resistance values would be greater than 1 ohm as the circuit would essentially act as if the resistors were not present otherwise, hence there are 3 scenarios: (1) the resistance values are equal making the matching value 1, and less than R5 and R6 (2) R5 is larger than R6, then R6 will be designated the "first" and R5 the "second" resistance, making the ratio of the "first" to the "second" less than either R5 or R6 (3) R6 is larger than R5, then R5 will be designated the "first" and R6 the "second" resistance, making the ratio of the "first" to the "second" less than either R5 or R6; thus for any reasonable scenario the resistors of Taguchi meet the claim limitation).*

With respect to claim 2, Taguchi discloses providing a differential output stage (fig.10, formed of: R5, R6, #71,73) coupled to drive said transistor (col.11-12 lines 49-4).

With respect to claim 4, Taguchi discloses the transistor to be base driven (fig.10 #74, differential output connected to base).

With respect to claim 7, Taguchi discloses a method comprising: forming a direct modulation laser driver including a transistor (fig.10 #74) coupled between a power supply (fig.10 Vcc) and a laser diode (fig.10 LD); and coupling said transistor to be driven by a differential output stage (fig.10, formed of: R5, R6, #71,73), and providing a first and a second resistance (fig.10 #R5/R6); the ratio of the first to the second resistance being a matching resistance (can be any value) and the first and the second resistances are both greater than said matching resistance (*Taguchi does not disclose resistance values for R5 or R6 (R4 taught to be at least 100 ohms, col.10 lines 42-45) however, it is inherent that the resistance values would be greater than 1 ohm as the circuit would essentially act as if the resistors were not present otherwise, hence there are 3 scenarios: (1) the resistance values are equal making the matching value 1, and less than R5 and R6 (2) R5 is larger than R6, then R6 will be designated the "first" and R5 the "second" resistance, making the ratio of the "first" to the "second" less than either R5 or R6 (3) R6 is larger than R5, then R5 will be designated the "first" and R6 the "second" resistance, making the ratio of the "first" to the "second" less than either R5 or R6; thus for any reasonable scenario the resistors of Taguchi meet the claim limitation*).

With respect to claim 9, Taguchi discloses the transistor to be a bipolar transistor (fig.10 #74) having its base coupled to said differential output stage.

Claims 1 and 22 are rejected under 35 U.S.C. 102(b) as being anticipated by Yoshikawa et al. (US 5163063).

With respect to claim 1, Yoshikawa discloses a method comprising: providing current to a laser diode of an optical communication system (transmitter-diode, receiver-photodiode) using a transistor (fig.2 #10) coupled in series with said laser diode (fig.2 1a) between a power supply voltage (fig.2 Vcc) and ground, and providing a first and a second resistance (fig.2 #8/9), the ratio of the first to the second resistance being a matching resistance (can be any value) and the first and the second resistances are both greater than said matching resistance (*Yoshikawa does not disclose resistance values for R5 or R6 (R4 taught to be at least 100 ohms, col.10 lines 42-45) however, it is inherent that the resistance values would be greater than 1 ohm as the circuit would essentially act as if the resistors were not present otherwise, hence there are 3 scenarios: (1) the resistance values are equal making the matching value 1, and less than R5 and R6 (2) R5 is larger than R6, then R6 will be designated the "first" and R5 the "second" resistance, making the ratio of the "first" to the "second" less than either R5 or R6 (3) R6 is larger than R5, then R5 will be designated the "first" and R6 the "second" resistance, making the ratio of the "first" to the "second" less than either R5 or R6; thus for any reasonable scenario the resistors of Taguchi meet the claim limitation).*

With respect to claim 22, Yoshikawa further discloses providing the first and second resistance in a voltage divider with a node between said resistances coupled to the gate of said transistor (fig.2).

Art Unit: 2828

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-3, and 7-8 are rejected under 35 U.S.C. 102(e) as being anticipated by Tsai (US 2003/0156609).

With respect to claim 1, Tsai discloses a method comprising: providing current to a laser diode of an optical communication system (transmitter-diode, receiver-media which light strikes) using a transistor (fig.4 #Q501) coupled in series with said laser diode (fig.4 LD401) between a power supply voltage (fig.4 Vcc) and ground, and providing a first and a second resistance (fig.4 unlabeled near #VC2), the ratio of the first to the second resistance being a matching resistance (can be any value) and the first and the second resistances are both greater than said matching resistance (*Tsai does not disclose resistance values for R1 or R2 however, it is inherent that the resistance values would be greater than 1 ohm as the circuit would essentially act as if the resistors were not present otherwise, hence there are 3 scenarios: (1) the resistance values are equal making the matching value 1, and less than R1 and R2 (2) R1 is larger than R2, then R2 will be designated the "first" and R1 the "second" resistance, making the ratio of the "first" to the "second" less than either R1 or R2 (3) R2 is larger than R1, then R1 will be designated the "first" and R2 the "second" resistance, making the ratio of the "first" to the "second" less than either R1 or R2; thus for any reasonable scenario the resistors of Tsai meet the claim limitation*).

With respect to claim 2, Tsai discloses providing a differential output stage (fig.4, formed of: Resistor next to Q504, Resistor next to Q505, Q502, Q503) coupled to drive said transistor ([0034]).

With respect to claim 3, Tsai discloses the transistor to be gate driven (fig.4 Q501, differential output connected to gate).

With respect to claim 7, Tsai discloses a method comprising: forming a direct modulation laser driver including a transistor (fig.4 Q501) coupled between a power supply (fig.4 Vcc) and a laser diode (fig.4 LD401); and coupling said transistor to be driven by a differential output stage (fig.4, formed of: Resistor next to Q504, Resistor next to Q505, Q502, Q503), *(Tsai does not disclose resistance values for R1 or R2 however, it is inherent that the resistance values would be greater than 1 ohm as the circuit would essentially act as if the resistors were not present otherwise, hence there are 3 scenarios: (1) the resistance values are equal making the matching value 1, and less than R1 and R2 (2) R1 is larger than R2, then R2 will be designated the "first" and R1 the "second" resistance, making the ratio of the "first" to the "second" less than either R1 or R2 (3) R2 is larger than R1, then R1 will be designated the "first" and R2 the "second" resistance, making the ratio of the "first" to the "second" less than either R1 or R2; thus for any reasonable scenario the resistors of Tsai meet the claim limitation).*

With respect to claim 8, Tsai discloses the transistor to be a field effect transistor (fig.4 Q501) having its gate coupled to said differential output stage.



***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claims 12, 14, 17 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Taguchi in view of Yoshikawa.

With respect to claim 12, Taguchi teaches a driver for a direct modulation laser comprising: a differential output stage (fig.10, formed of: R5, R6, #71,73), a transistor driven by said differential output stage (fig.10 #74), said transistor coupled between a power supply (fig.10 Vcc) and ground, and a laser diode (fig.10 LD) coupled in series with said transistor, and providing a first and a second resistance (fig.10 #R5/R6), the ratio of the first to the second resistance being a matching resistance (can be any value) and the first and the second resistances are both greater than said matching resistance (*Taguchi does not disclose resistance values for R5 or R6 (R4 taught to be at least 100 ohms, col.10 lines 42-45) however, it is inherent that the resistance values would be*

*greater than 1 ohm as the circuit would essentially act as if the resistors were not present otherwise, hence there are 3 scenarios: (1) the resistance values are equal making the matching value 1, and less than R5 and R6 (2) R5 is larger than R6, then R6 will be designated the "first" and R5 the "second" resistance, making the ratio of the "first" to the "second" less than either R5 or R6 (3) R6 is larger than R5, then R5 will be designated the "first" and R6 the "second" resistance, making the ratio of the "first" to the "second" less than either R5 or R6; thus for any reasonable scenario the resistors of Taguchi meet the claim limitation).* Taguchi does not teach the resistances to be coupled as a voltage divider with a node between the resistances coupled to said transistor. Yoshikawa teaches a similar driving circuit wherein two resistances are coupled as a voltage divider with a node between them coupled to the gate of the transistor. It would have been obvious to one of ordinary skill in the art at the time of the invention to add 'matching' resistors in the voltage divider configuration and placement of Yoshikawa in order to effectively control the operational range of the transistor (Yoshikawa, col.6 line 23-34).

With respect to claim 14, Taguchi teaches the transistor is a bipolar transistor (fig.10 #74) having a base coupled to said differential output stage (fig.10 #74, differential output connected to base).

With respect to claim 17, Taguchi teaches a system comprising: a media access control (fig.10 #57, would allow for control by a media device), a laser driver coupled to said media access control (fig.10), said laser driver including a differential output stage (fig.10, formed of: R5, R6, #71,73), a transistor driver by said differential output stage

Art Unit: 2828

(fig.10 #74), said transistor coupled between a power supply and ground, and a laser diode (fig.10 LD) coupled in series with said transistor, and providing a first and a second resistance (fig.10 #R5/R6), the ratio of the first to the second resistance being a matching resistance (can be any value) and the first and the second resistances are both greater than said matching resistance (*Taguchi does not disclose resistance values for R5 or R6 (R4 taught to be at least 100 ohms, col.10 lines 42-45) however, it is inherent that the resistance values would be greater than 1 ohm as the circuit would essentially act as if the resistors were not present otherwise, hence there are 3 scenarios: (1) the resistance values are equal making the matching value 1, and less than R5 and R6 (2) R5 is larger than R6, then R6 will be designated the "first" and R5 the "second" resistance, making the ratio of the "first" to the "second" less than either R5 or R6 (3) R6 is larger than R5, then R5 will be designated the "first" and R6 the "second" resistance, making the ratio of the "first" to the "second" less than either R5 or R6; thus for any reasonable scenario the resistors of Taguchi meet the claim limitation*). Taguchi does not teach the resistances to be coupled as a voltage divider with a node between the resistances coupled to said transistor. Yoshikawa teaches a similar driving circuit wherein two resistances are coupled as a voltage divider with a node between them coupled to the gate of the transistor. It would have been obvious to one of ordinary skill in the art at the time of the invention to add 'matching' resistors in the voltage divider configuration and placement of Yoshikawa in order to effectively control the operational range of the transistor (Yoshikawa, col.6 line 23-34).

With respect to claim 19, Taguchi teaches the transistor to be a bipolar transistor (fig.10 #74) having a base coupled to said differential output stage (fig.10 #74, differential output connected to base).

Claims 12-13 and 17-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsai in view of Yoshikawa.

With respect to claim 12, Tsai teaches a driver for a direct modulation laser comprising: a differential output stage (fig.4, formed of: Resistor next to Q504, Resistor next to Q505, Q502, Q503), a transistor driven by said differential output stage (fig.4 Q501), said transistor coupled between a power supply (fig.4 Vcc) and ground, and a laser diode (fig.4 LD401) coupled in series with said transistor, *(Tsai does not disclose resistance values for R1 or R2 however, it is inherent that the resistance values would be greater than 1 ohm as the circuit would essentially act as if the resistors were not present otherwise, hence there are 3 scenarios: (1) the resistance values are equal making the matching value 1, and less than R1 and R2 (2) R1 is larger than R2, then R2 will be designated the "first" and R1 the "second" resistance, making the ratio of the "first" to the "second" less than either R1 or R2 (3) R2 is larger than R1, then R1 will be designated the "first" and R2 the "second" resistance, making the ratio of the "first" to the "second" less than either R1 or R2; thus for any reasonable scenario the resistors of Tsai meet the claim limitation).* Tsai does not teach the resistances to be coupled as a voltage divider with a node between the resistances coupled to said transistor. Yoshikawa teaches a similar driving circuit wherein two resistances are coupled as a

Art Unit: 2828

voltage divider with a node between them coupled to the gate of the transistor. It would have been obvious to one of ordinary skill in the art at the time of the invention to add 'matching' resistors in the voltage divider configuration and placement of Yoshikawa in order to effectively control the operational range of the transistor (Yoshikawa, col.6 line 23-34).

With respect to claim 13, Tsai teaches the transistor is a field effect transistor (fig.4 Q501) having a gate coupled to said differential output stage (fig.4 Q501, differential output connected to gate).

With respect to claim 17, Tsai teaches a system comprising: a media access control (fig.4 #412, would allow for control by a media device), a laser driver coupled to said media access control (fig.4), said laser driver including a differential output stage (fig.4, formed of: Resistor next to Q504, Resistor next to Q505, Q502, Q503), a transistor driver by said differential output stage (fig.4 Q501), said transistor coupled between a power supply and ground, and a laser diode (fig.10 LD) coupled in series with said transistor, *(Tsai does not disclose resistance values for R1 or R2 however, it is inherent that the resistance values would be greater than 1 ohm as the circuit would essentially act as if the resistors were not present otherwise, hence there are 3 scenarios: (1) the resistance values are equal making the matching value 1, and less than R1 and R2 (2) R1 is larger than R2, then R2 will be designated the "first" and R1 the "second" resistance, making the ratio of the "first" to the "second" less than either R1 or R2 (3) R2 is larger than R1, then R1 will be designated the "first" and R2 the "second" resistance, making the ratio of the "first" to the "second" less than either R1 or R2; thus*

*for any reasonable scenario the resistors of Tsai meet the claim limitation).* Tsai does not teach the resistances to be coupled as a voltage divider with a node between the resistances coupled to said transistor. Yoshikawa teaches a similar driving circuit wherein two resistances are coupled as a voltage divider with a node between them coupled to the gate of the transistor. It would have been obvious to one of ordinary skill in the art at the time of the invention to add 'matching' resistors in the voltage divider configuration and placement of Yoshikawa in order to effectively control the operational range of the transistor (Yoshikawa, col.6 line 23-34).

With respect to claim 18, Tsai teaches the transistor to be a field effect transistor (fig.4 Q501) having a gate coupled to said differential output stage (fig.4 Q501, differential output connected to gate).

Claims 5, 10, 16, and 21 rejected under 35 U.S.C. 103(a) as being unpatentable over Taguchi and Yoshikawa in view of Kwon et al. (US 2003/0002551).

With respect to claims 5, 10, 16, and 21, Taguchi and Yoshikawa teach the laser diode driver as outlined in the rejections to claims 1, 7, 12, and 17, but do not teach the use of an AC coupled matching resistor. Kwon teaches a laser diode driver that uses an AC coupled matching resistor (fig.3 Rc1). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the laser driver of Taguchi and Yoshikawa with the resistor of Kwon in order to reduce ringing during high speed operation (Kwon, [0030]).

Claims 6, 11, 15, and 20 rejected under 35 U.S.C. 103(a) as being unpatentable over Taguchi and Yoshikawa in view of Tanaka et al. (US 2004/0114650).

With respect to claims 6, 11, 15, and 20, Taguchi and Yoshikawa teach the lasers diode driver as outlined in the rejections to claims 1, 7, 12, and 17, but do not teach the use of parallel matching resistors. Tanaka teaches a laser diode driver which uses parallel matching resistors (fig.3 Rd). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the laser driver of Taguchi and Yoshikawa with the matching resistors of Tanaka in order to suppress the reflection of signals from the laser diode (Tanaka, [0040]).

### ***Conclusion***


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tod T. Van Roy whose telephone number is (571)272-8447. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Minsun Harvey can be reached on (571)272-1835. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2828

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TVR

  
MINSUN OH HARVEY  
PRIMARY EXAMINER